


# GoodLock rev 1.1



**Key #1**

ATECC608A TrustFlex Encryption

I2C

Male Header


**Key #2**

ATECC608A TrustFlex Encryption

I2C

Male Header

**FUTURE ELECTRONICS**




<b>Future Electronics - System Design Center NA</b>			
237 Hymus Blvd. Pointe-Claire, Quebec, Canada H9R 5C7			
Project Name GoodLock Rev 1.1			
Title Block Diagram			
Size <b>B</b>	Dwg No. <b>FEN-501044-SCH-R1.1</b>	Rev <b>1.1</b>	
Date <b>2/20/2020</b>	Sheet <b>1</b> of <b>5</b>	Variant: <b>[No Variations]</b>	

- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.


Designed by <b>C. Zhao</b>	Drawn by <b>C. Zhao</b>
Checked by <b>H. Letourneau</b>	Approved by <b>M. Bernier</b>

### MCP73871 Battery Charger




Charge current is set to 100mA


### MCP6C02T Current Sensing




### 3.65V Battery Pack(Cell)




### MCP1501T H-Precision Voltage Reference




### MCP3421 18-bit ADC




### MCP1642D Boost Regulator



### Power Switch





### MIC5504 LDO



All capacitors and resistors are in 0402 package otherwise indicated.


- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

		<b>Future Electronics - System Design Center NA</b> 237 Hymus Blvd. Pointe-Claire, Quebec, Canada H9R 5C7		
		Project Name <b>GoodLock Rev 1.1</b>		
Title <b>Power</b>		Size <b>B</b> Dwg No. <b>FEN-501044-SCH-R1.1</b>		Rev <b>1.1</b>
Designed by <b>C. Zhao</b>	Drawn by <b>C. Zhao</b>	Checked by <b>H. Letourneau</b>	Approved by <b>M. Bernier</b>	Date <b>2/20/2020</b>
Sheet <b>2</b> of <b>5</b>		Variant: <b>[No Variations]</b>		




- TEST\_MODE# ○ ICT17
- SPI\_SCK ○ ICT21
- nSPI\_SS ○ ICT34
- SPI\_MISO ○ ICT35
- MIKRO\_ADCIN ○ ICT22
- MIKRO\_nRST ○ ICT23
- MIKRO\_PWM ○ ICT24
- MIKRO\_nINT ○ ICT25
- EXT\_5V\_CTRL ○ ICT26
- SPI\_MOSI ○ ICT28
- TAMPER\_IN ○ ICT29
- ICT30

**Assembly**



All capacitors and resistors are in 0402 package otherwise indicated.

- CONFIDENTIAL -  
 THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.





<b>Future Electronics - System Design Center NA</b>			
237 Hymus Blvd. Pointe-Claire, Quebec, Canada H9R 5C7			
Project Name <b>GoodLock Rev 1.1</b>			
Title <b>MCU</b>			
Size <b>B</b>	Dwg No. <b>FEN-501044-SCH-R1.1</b>	Rev <b>1.1</b>	
Date <b>2/20/2020</b>	Sheet <b>3</b> of <b>5</b>	Variant: <b>[No Variations]</b>	

Designed by <b>C. Zhao</b>	Drawn by <b>C. Zhao</b>
Checked by <b>H. Letourneau</b>	Approved by <b>M. Bernier</b>


### MikroBus Header

IO Voltage range on MIKROBUS is 0-3.3V




Place Jumper on P1 1-3 and 2-4 for SPI operation  
Place Jumper on P1 3-5 and 4-6 for UART operation


### OLED LCD 48 x 64




### Buttons




### Keyhole




### Key #1




### Key #2



### 5V DC Output (max 0.5A)



### LED Driver MIC2843





All capacitors and resistors are in 0402 package otherwise indicated.

- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

<b>Future Electronics - System Design Center NA</b>			
237 Hymus Blvd. Pointe-Claire, Quebec, Canada H9R 5C7			
Project Name GoodLock Rev 1.1			
Title Peripherals			
Designed by <b>C. Zhao</b>	Drawn by <b>C. Zhao</b>	Size <b>B</b>	Dwg No. <b>FEN-501044-SCH-R1.1</b>
Checked by <b>H. Letourneau</b>	Approved by <b>M. Bernier</b>	Date <b>2/20/2020</b>	Sheet <b>4</b> of <b>5</b>
		Variant: [No Variations]	

# DEBUGGER/PROGRAMMER




All capacitors and resistors are in 0402 package otherwise indicated.  
 - CONFIDENTIAL -  
 THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

		<b>Future Electronics - System Design Center NA</b> 237 Hymus Blvd. Pointe-Claire, Quebec, Canada H9R 5C7		
		Project Name <b>GoodLock Rev 1.1</b>		
Title <b>MCU</b>		Size <b>B</b> Dwg No. <b>FEN-501044-SCH-R1.1</b> Rev <b>1.1</b>		
Designed by <b>C. Zhao</b>		Drawn by <b>C. Zhao</b>		
Checked by <b>H. Letourneau</b>		Approved by <b>M. Bernier</b>		
Date <b>2/20/2020</b>		Sheet <b>5</b> of <b>5</b>		Variant: <b>[No Variations]</b>

**Impedance Requirements**

Layer	Impedance 50 Ohms	Impedance 90 Ohms (Diff)		Impedance 100 Ohms (Diff)	
	Trace Width (mils)	Trace Width (mils)	Trace Spacing (mils)	Trace Width (mils)	Trace Spacing (mils)
Top Layer	NA	6 mil	8 mil	NA	NA
Bottom Layer	NA	6 mil	8 mil	NA	NA

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4 HTg	3.80mil	4.2	
5	PWR	Copper	1.40mil		
6	Dielectric2	FR-4 HTg	48.00mil	4.2	
7	GND	Copper	1.40mil		
8	Dielectric3	FR-4 HTg	3.80mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				



NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg  Metal Core  Other   
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR STACK-UP DETAIL
- PLATING - 0.5oz  0.75oz  1oz  Other
- FINISH - HASL RoHS  HASL  Immersion Silver  Immersion Tin  ENIG   
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER  
- GREEN  WHITE  BLUE  Other  RED
- SILKSCREEN - LPI - APPLY EPOXY BASED INK  
- TOP/BOTTOM  TOP ONLY  BOTTOM ONLY  NONE   
- WHITE  BLACK  Other
- IMPEDANCE CONTROL - NO  YES  SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP  
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN

- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.


Future Electronics – System Design Center NA  
237 Hymus Blvd  
Pointe-Claire, Quebec, Canada  
H9R 5C7

Project # GoodLock  
Title: GoodLock  
Size: B DWG NO: FEN-501044-PCB-R1.1 REV: 1.1  
Date: 2/20/2020 Sheet 1 of 1

**Impedance Requirements**

Layer	Impedance 50 Ohms	Impedance 90 Ohms (Diff)		Impedance 100 Ohms (Diff)	
	Trace Width (mils)	Trace Width (mils)	Trace Spacing (mils)	Trace Width (mils)	Trace Spacing (mils)
Top Layer	NA	6 mil	8 mil	NA	NA
	NA	6 mil	8 mil	NA	NA


Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4 HTg	3.80mil	4.2	
5	PWR	Copper	1.40mil		
6	Dielectric2	FR-4 HTg	48.00mil	4.2	
7	GND	Copper	1.40mil		
8	Dielectric3	FR-4 HTg	3.80mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				



NOTES: < UNLESS OTHERWISE SPECIFIED >

- 1. BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- 2. BASE MATERIAL - FR4 High Tg  Metal Core  Other 
  - Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- 3. COPPER FOIL WEIGHT - SEE TABLE FOR STACK-UP DETAIL
- 4. PLATING - 0.5oz  0.75oz  1oz  Other
- 5. FINISH - HASL RoHS  HASL  Immersion Silver  Immersion Tin  ENIG 
  - Other
- 6. SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER
  - GREEN  WHITE  BLUE  Other  RED
- 7. SILKSCREEN - LPI - APPLY EPOXY BASED INK
  - TOP/BOTTOM  TOP ONLY  BOTTOM ONLY  NONE
  - WHITE  BLACK  Other
- 8. IMPEDANCE CONTROL - NO  YES  SEE TABLE FOR DETAIL
- 9. ELECTRICAL TEST - 100% IPC-D-356B
- 10. ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP
  - ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- 11. GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- 12. LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- 13. TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- 14. REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN

- CONFIDENTIAL -  
 THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.




Future Electronics – System Design Center NA  
 237 Hymus Blvd  
 Pointe-Claire, Quebec, Canada  
 H9R 5C7

Designed by: C. Zhao	Drawn by: C. Zhao	Project # GoodLock	
Checked by: H. Letourneau	Approved by: M. Bernier	Title: GoodLock	REV: 1.1
Date: 2/20/2020		Size: B DWG NO: FEN-501044-PCB-R1.1	Sheet 1 of 1

Impedance Requirements

Layer	Impedance 50 Ohms	Impedance 90 Ohms (Diff)		Impedance 100 Ohms (Diff)	
	Trace Width (mils)	Trace Width (mils)	Trace Spacing (mils)	Trace Width (mils)	Trace Spacing (mils)
	NA	6 mil	8 mil	NA	NA
	NA	6 mil	8 mil	NA	NA




Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4 HTg	3.80mil	4.2	
5	PWR	Copper	1.40mil		
6	Dielectric2	FR-4 HTg	48.00mil	4.2	
7	GND	Copper	1.40mil		
8	Dielectric3	FR-4 HTg	3.80mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg  Metal Core  Other   
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR STACK-UP DETAIL
- PLATING - 0.5oz  0.75oz  1oz  Other
- FINISH - HASL RoHS  HASL  Immersion Silver  Immersion Tin  ENIG   
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SH-840 ON PCB OVER BARE COPPER  
- GREEN  WHITE  BLUE  Other  RED
- SILKSCREEN - LPI - APPLY EPOXY BASED INK  
- TOP/BOTTOM  TOP ONLY  BOTTOM ONLY  NONE   
- WHITE  BLACK  Other
- IMPEDANCE CONTROL - NO  YES  SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP  
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN

- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.




Future Electronics - System Design Center NA  
237 Hymus Blvd  
Pointe-Claire, Quebec, Canada  
H9R 5C7

Designed by: C. Zhao	Drawn by: C. Zhao	Title: GoodLock	
Checked by: H. Letourneau	Approved by: M. Bernier	Size: B	DWG NO: FEN-501044-PCB-R1.1
Date: 2/20/2020		REV: 1.1	Sheet 1 of 1



Impedance Requirements

Layer	Impedance 50 Ohms		Impedance 90 Ohms (Diff)		Impedance 100 Ohms (Diff)	
	Trace Width (mils)	Trace Spacing (mils)	Trace Width (mils)	Trace Spacing (mils)	Trace Width (mils)	Trace Spacing (mils)
	NA	6 mil	6 mil	8 mil	NA	NA
	NA	6 mil	6 mil	8 mil	NA	NA




Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4 HTg	3.80mil	4.2	
5	PWR	Copper	1.40mil		
6	Dielectric2	FR-4 HTg	48.00mil	4.2	
7	GND	Copper	1.40mil		
8	Dielectric3	FR-4 HTg	3.80mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg  Metal Core  Other   
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR STACK-UP DETAIL
- PLATING - 0.5oz  0.75oz  1oz  Other
- FINISH - HASL RoHS  HASL  Immersion Silver  Immersion Tin  ENIG   
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SH-840 ON PCB OVER BARE COPPER  
- GREEN  WHITE  BLUE  Other  RED
- SILKSCREEN - LPI - APPLY EPOXY BASED INK  
- TOP/BOTTOM  TOP ONLY  BOTTOM ONLY  NONE   
- WHITE  BLACK  Other
- IMPEDANCE CONTROL - NO  YES  SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP  
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN

- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.




Future Electronics - System Design Center NA  
237 Hymus Blvd  
Pointe-Claire, Quebec, Canada  
H9R 5C7

Designed by: C. Zhao	Drawn by: C. Zhao	Title: GoodLock	
Checked by: H. Letourneau	Approved by: M. Bernier	Size: B	DWG NO: FEN-501044-PCB-R1.1
Date: 2/20/2020		REV: 1.1	Sheet 1 of 1

Bottom Layer

### Impedance Requirements

Layer	Impedance 50 Ohms	Impedance 90 Ohms (Diff)		Impedance 100 Ohms (Diff)	
	Trace Width (mils)	Trace Width (mils)	Trace Spacing (mils)	Trace Width (mils)	Trace Spacing (mils)
Bottom Layer	NA	6 mil	8 mil	NA	NA
	NA	6 mil	8 mil	NA	NA




Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4 HTg	3.80mil	4.2	
5	PWR	Copper	1.40mil		
6	Dielectric2	FR-4 HTg	48.00mil	4.2	
7	GND	Copper	1.40mil		
8	Dielectric3	FR-4 HTg	3.80mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg  Metal Core  Other   
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR STACK-UP DETAIL
- PLATING - 0.5oz  0.75oz  1oz  Other
- FINISH - HASL RoHS  HASL  Immersion Silver  Immersion Tin  ENIG   
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SH-840 ON PCB OVER BARE COPPER  
- GREEN  WHITE  BLUE  Other  RED
- SILKSCREEN - LPI - APPLY EPOXY BASED INK  
- TOP/BOTTOM  TOP ONLY  BOTTOM ONLY  NONE   
- WHITE  BLACK  Other
- IMPEDANCE CONTROL - NO  YES  SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP  
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN

- CONFIDENTIAL -  
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.



Future Electronics – System Design Center NA  
237 Hymus Blvd  
Pointe-Claire, Quebec, Canada  
H9R 5C7

Designed by: C. Zhao	Drawn by: C. Zhao	Project # GoodLock	
Checked by: H. Letourneau	Approved by: M. Bernier	Title: GoodLock	REV: 1.1
Date: 2/20/2020		Size: B DWG NO: FEN-501044-PCB-R1.1	Sheet 1 of 1